

TORSTEN HOEFLER

# Efficient networking and programming of large-scale computing systems

with R. Gerstenberger, M. Besta, R. Belli @ SPCL  
presented at HP Labs, Palo Alto, CA, USA



2016  
SC


Platform for Advanced Scientific Computing  
Conference

Lausanne Switzerland | 08-10 June 2016

- CLIMATE & WEATHER
- SOLID EARTH  $\frac{\partial E}{\partial t} + \frac{\partial}{\partial x} \frac{\partial (E+p)w}{\partial x} = 0$
- LIFE SCIENCE
- CHEMISTRY & MATERIALS  $\frac{\partial}{\partial t} (x_1, x_2, x_3) = (x_1, x_2, x_3)$  and  $\frac{\partial}{\partial x} (x_1, x_2, x_3) = (x_1, x_2, x_3)$
- PHYSICS
- COMPUTER SCIENCE & MATHEMATICS
- ENGINEERING
- EMERGING DOMAINS  $\text{POISSON'S EQUATION}$

# NETWORKS, LIMITS, AND DESIGN SPACE


- Networks cost 25-30% of a large supercomputer
- **Hard limits:**
  - Router radix
  - Cable length
- **Soft limits:**
  - Cost
  - Performance



# A BRIEF HISTORY OF NETWORK TOPOLOGIES


copper cables, small radix switches

fiber, high-radix switches




Mesh

1980's




Butterfly




Clos/Benes

2000's




Kautz

~2005



Dragonfly


2008




Slim Fly

2014

Hypercube




Fat Trees




2007

Flat Fly




2008

Random




????

Trees




Torus



# A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches

fiber, high-radix switches



2008

2014



2014


Flattened

??

# A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches

fiber, high-radix switches



1980's


2000's

~2005


2008

2014

Bandwidth  $\approx \frac{N}{2}$   
 Latency  $= \log_2 N$   
 Radix  $= \log_2 N$




Fat Trees




2007

Flat Fly



2008

Random




????



# A BRIEF HISTORY OF NETWORK TOPOLOGIES


copper cables, small radix switches

fiber, high-radix switches



Mesh

1980's



Butterfly

Clos/Benes

2000's



Kautz


~2005




2008

2014


Torus



Hypercube  
Bandwidth  
Latency  
Radix



$= 1$   
 $= 2 \log_2 N$   
 $= 2$




Fat Trees




2007

Flat Fly



2008

Random




????




# A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches



Bandwidth =  $\frac{N}{2}$   
 Latency =  $2 \log_2 N$   
 Radix = 4



Dragonfly Slim Fly

2008


2014



# A BRIEF HISTORY OF NETWORK TOPOLOGIES


copper cables, small radix switches

fiber, high-radix switches




Mesh

1980's



Butterfly

Clos/Benes




Kautz

~2005

Hypercube

Fat Trees

Torus



Bandwidth  
Latency  
Radix

$$= \rightarrow \frac{N}{4}$$

$$= \log_k N$$

$$= k$$



Dragonfly

Slim Fly



20


Fla

????

# A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches


fiber, high-radix switches



1980's


~2005

Torus



Bandwidth  $\approx \frac{N}{4}$   
 Latency  $= 3 - 5$   
 Radix  $= 48 - 64$





Fat Trees



# A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches

fiber, high-radix switches




Mesh



1980's

~2005

Torus



Bandwidth  $\approx \frac{N}{4}$   
 Latency  $= 2 - 4$   
 Radix  $= k$



????


# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS

- **Intuition: lower average distance** → **lower resource needs**
  - A new view as primary optimization target!
- Moore Bound [1]: upper bound on the *number of routers* in a graph with given *diameter* ( $D$ ) and *network radix* ( $k$ ).

$$MB(D, k) = 1 + k + k(k-1) + k(k-1)^2 + \dots$$

$$MB(D, k) = 1 + k \sum_{i=0}^{D-1} (k-1)^i$$




# DESIGNING AN EFFICIENT NETWORK TOPOLOGY


## CONNECTING ROUTERS: DIAMETER 2

- Example Slim Fly design for  $diameter = 2$ : *MMS graphs* [1] (utilizing graph covering)

A subgraph with identical groups of routers




A subgraph with identical groups of routers



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2



Groups form a fully-connected bipartite graph

# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2

**1** Select a prime power  $q$

$$q = 4w + \delta;$$

$$w \in \mathbb{N} \quad \delta \in \{-1, 0, 1\},$$

A Slim Fly based on  $q$  :

Number of routers:  $2q^2$

Network radix:  $(3q - \delta)/2$

**2** Construct a finite field  $\mathcal{F}_q$ .

Assuming  $q$  is prime:


$$\mathcal{F}_q = \mathbb{Z}/q\mathbb{Z} = \{0, 1, \dots, q-1\}$$

with modular arithmetic.

**E** Example:  $q = 5$

50 routers  
network radix: 7

$$\mathcal{F}_5 = \{0, 1, 2, 3, 4\}$$



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2


### 3 Label the routers

Set of routers:

$$\{0,1\} \times \mathcal{F}_q \times \mathcal{F}_q$$

**E** Example:  $q = 5$

...



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2

### 4 Find primitive element $\xi$

$\xi \in \mathcal{F}_q$  generates  $\mathcal{F}_q$ :

All non-zero elements of  $\mathcal{F}_q$   
 can be written as  $\xi^i$ ;  $i \in \mathbb{N}$

### 5 Build Generator Sets

$$X = \{1, \xi^2, \dots, \xi^{q-3}\}$$

$$X' = \{\xi, \xi^3, \dots, \xi^{q-2}\}$$

### E Example: $q = 5$

$$\mathcal{F}_5 = \{0, 1, 2, 3, 4\}$$



$$\xi = 2$$

$$1 = \xi^4 \bmod 5 =$$

$$2^4 \bmod 5 = 16 \bmod 5$$

$$X = \{1, 4\}$$

$$X' = \{2, 3\}$$



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2

### 6 Intra-group connections

Two routers in one group are connected iff their “vertical Manhattan distance” is an element from:



$$X = \{1, \xi^2, \dots, \xi^{q-3}\} \text{ (for subgraph 0)}$$

$$X' = \{\xi, \xi^3, \dots, \xi^{q-2}\} \text{ (for subgraph 1)}$$

E Example:  $q = 5$

Take Routers  $(0,0,.)$

$$X = \{1, 4\}$$



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2

### 6 Intra-group connections

Two routers in one group are connected iff their “vertical Manhattan distance” is an element from:



$$X = \{1, \xi^2, \dots, \xi^{q-3}\} \text{ (for subgraph 0)}$$

$$X' = \{\xi, \xi^3, \dots, \xi^{q-2}\} \text{ (for subgraph 1)}$$

**E** Example:  $q = 5$

Take Routers (1,4,..)

$$X' = \{2,3\}$$



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2

### 7 Inter-group connections

Router  $(0, x, y) \leftrightarrow (1, m, c)$

iff  $y = mx + c$

### E Example: $q = 5$

Take Router  $(1, 0, 0)$



$m = 0, c = 0$

$(1, 0, 0) \leftrightarrow (0, x, 0)$

Take Router  $(1, 1, 0)$

$m = 1, c = 0$


$(1, 1, 0) \leftrightarrow (0, x, x)$



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY


## ATTACHING ENDPOINTS: DIAMETER 2

- How many endpoints do we attach to each router?
- As many to ensure *full global bandwidth*:
  - Global bandwidth: the theoretical cumulative throughput if all endpoints simultaneously communicate with all other endpoints in a steady state




# COMPARISON TO OPTIMALITY

- How close is the presented Slim Fly network to the Moore Bound?






# PHYSICAL LAYOUT




Mix (pairwise) groups  
with different cabling patterns  
to shorten inter-group cables


# PHYSICAL LAYOUT



# PHYSICAL LAYOUT




# PHYSICAL LAYOUT




Merge groups pairwise  
to create racks

# PHYSICAL LAYOUT




# PHYSICAL LAYOUT




# PHYSICAL LAYOUT

**SlimFly:** ~50% fewer intra-group cables




**Dragonfly:**



# COST COMPARISON

## RESULTS

Assuming COTS material costs and best known layout for each topology!



# COST & POWER COMPARISON

## DETAILED CASE-STUDY

- A Slim Fly with
  - $N = 10,830$
  - $k = 43$
  - $N_r = 722$

# COST & POWER COMPARISON

## DETAILED CASE-STUDY: HIGH-RADIX TOPOLOGIES


Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints ( $N$ )	19,876	40,200	20,736	58,806	<b>10,830</b>
Routers ( $N_r$ )	2,311	4,020	1,728	5,346	<b>722</b>
Radix ( $k$ )	<b>43</b>	<b>43</b>	<b>43</b>	<b>43</b>	<b>43</b>
Electric cables	19,414	32,488	9,504	56,133	<b>6,669</b>
Fiber cables	40,215	33,842	20,736	29,524	<b>6,869</b>
Cost per node [\$]	2,346	1,743	1,570	1,438	<b>1,033</b>
Power per node [W]	14.0	12.04	10.8	10.9	<b>8.02</b>

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints ( $N$ )	<b>10,718</b>	<b>9,702</b>	<b>10,000</b>	<b>9,702</b>	<b>10,830</b>
Routers ( $N_r$ )	1,531	1,386	1,000	1,386	<b>722</b>
Radix ( $k$ )	35	28	33	27	<b>43</b>
Electric cables	7,350	6,837	4,500	9,009	<b>6,669</b>
Fiber cables	24,806	7,716	10,000	4,900	<b>6,869</b>
Cost per node [\$]	2,315	1,566	1,535	1,342	<b>1,033</b>
Power per node [W]	14.0	11.2	10.8	10.8	<b>8.02</b>





# OVERVIEW OF OUR RESEARCH

## Topology design




Optimizing towards Moore Bound

## Attaching endpoints




Comparison of optimality

## Cost, power, resilience analysis




Physical layout



Cost model



Comparison targets



Cost & power results




Detailed case-study




Resilience

## Routing and performance



## Routing




## Performance, latency, bandwidth



# PERFORMANCE & ROUTING

- Cycle-accurate simulations [1]
- Routing protocols:
  - Minimum static routing
  - Valiant routing [2]
  - Universal Globally-Adaptive Load-Balancing routing [3]
    - UGAL-L*: each router has access to its local output queues
    - UGAL-G*: each router has access to the sizes of all router queues in the network



[1] N. Jiang et al. A detailed and flexible cycle-accurate Network-on-Chip simulator. ISPASS'13




[2] L. Valiant. A scheme for fast parallel communication. SIAM journal on computing, 1982

[3] A. Singh. Load-Balanced Routing in Interconnection Networks. PhD thesis, Stanford University, 2005

# PERFORMANCE & ROUTING

## RANDOM UNIFORM TRAFFIC

GRAPH  
500





**Routing protocol**

- Slim Fly (Valiant)
- ▲ Slim Fly (Minimum)
- Slim Fly (UGAL-L)
- ✦ Slim Fly (UGAL-G)
- ◆ Dragonfly (UGAL-L)
- ◇ Fat Tree (ANCA)

# Intermediate conclusions

- **We have:**

- The cheapest full-bandwidth topology (25% less than DF)  
*Basing on group theory, large number of options (more than DF)*
- Requires advanced routing techniques (adaptive)  
*Works somewhat with next-gen IB, we work on Ethernet solutions*



- **Is that all?**

- No – the endpoint is actually most (more?) important for performance!
- So let's see ....

# COMMUNICATION IN TODAY'S HPC SYSTEMS

- The de-facto programming model: MPI-1
  - Using send/recv messages and collectives



- The de-facto network standard: RDMA, SHM
  - Zero-copy, user-level, os-bypass, fuzz-bang



Random datacenter picture  
copyrighted by Reuters (yes, they  
go after academics with claims for  
10 year old images)



# MPI-1 MESSAGE PASSING – SIMPLE EAGER


Producer




Consumer




# MPI-1 MESSAGE PASSING – SIMPLE EAGER



# MPI-1 MESSAGE PASSING – SIMPLE EAGER



# MPI-1 MESSAGE PASSING – SIMPLE EAGER



**Critical path: 1 latency + 1 copy**

# MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS


Producer




Consumer




# MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS




# MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS




# MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS



# MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS



# MPI-1 MESSAGE PASSING – SIMPLE RENDEZVOUS



**Critical path: 3 latencies**

# COMMUNICATION IN TODAY'S

August 18, 2006

## **A Critique of RDMA**

by Patrick Geoffray, Ph.D.

Do you remember VIA, the Virtual Interface Architecture? I do. In 1998, according to its promoters — Intel, Compaq, and Microsoft — VIA was supposed to change the face of high-performance networking. VIA was a buzzword at the time; Venture Capital was flowing, and startups multiplying. Many HPC pundits were rallying behind this low-level programming interface, which promised scalable, low-overhead, high-throughput communication, initially for HPC and eventually for the data center. The hype was on and doom was spelled for the non-believers.

It turned out that VIA, based on RDMA (Remote Direct Memory Access, or Remote DMA), was not an improvement on existing APIs to support widely used application-software interfaces such as MPI and Sockets. After a while, VIA faded away, overtaken by other developments.

VIA was eventually reborn into the RDMA programming model that is the basis of various InfiniBand Verbs implementations, as well as DAPL (Direct Access Provider Library) and iWARP (Internet Wide Area RDMA Protocol). The pundits have returned, VCs are spending their money, and RDMA is touted as an ideal solution for the efficiency of high-performance networks.

However, the evidence I'll present here shows that the revamped RDMA model is more a problem than a solution. What's more, the objective that RDMA pretends to address of efficient user-level communication between computing nodes is already solved by the two-sided Send/Recv model in products such as Quadrics QsNet, Cray SeaStar (implementing Sandia Portals), Qlogic InfiniPath, and Myricom's Myrinet Express (MX).

## **Send/Recv versus RDMA**

The difference between these two paradigms, Send/Receive (Send/Recv) and RDMA, resides essentially in the



# REMOTE MEMORY ACCESS PROGRAMMING



- **Why not use these RDMA features more directly?**
  - A global address space may simplify programming
  - ... and accelerate communication
  - ... and there could be a widely accepted standard
- **MPI-3 RMA (“MPI One Sided”) was born (’13)**
  - Just one among many others (UPC, CAF, ...)
  - Designed to react to hardware trends, learn from others
  - Direct (hardware-supported) remote access
  - New way of thinking for programmers




# MPI-3 RMA SUMMARY

- **MPI-3 updates RMA (“MPI One Sided”)**
  - Significant change from MPI-2
- **Communication is „one sided” (no involvement of destination)**
  - Utilize direct memory access
- **RMA decouples communication & synchronization**
  - Fundamentally different from message passing


Random datacenter picture  
copyrighted by Reuters (yes, they  
go after academics with claims for  
10 year old images)




# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA COMMUNICATION OVERVIEW




# MPI-3 RMA SYNCHRONIZATION OVERVIEW



# MPI-3 RMA SYNCHRONIZATION OVERVIEW




# MPI-3 RMA SYNCHRONIZATION OVERVIEW




# MPI-3 RMA SYNCHRONIZATION OVERVIEW

## Active Target Mode



Fence



Post/Start/  
Complete/Wait


● Active process

● Passive process


■ Synchroni-  
zation

← Communi-  
cation

## Passive Target Mode




Lock




Lock All

# MPI-3 RMA SYNCHRONIZATION OVERVIEW




# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION


- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization



Window creation




Communication




Synchronization

# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
  
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM, a portable Linux kernel module




The screenshot shows the website for the Scalable Parallel Computing Lab. The main heading is "foMPI: A Fast One-Sided MPI-3.0 Implementation". Below the heading, there is a "Motivation" section and a "Tweets" section. The "Motivation" section discusses the benefits of RDMA hardware, such as avoiding message matching and synchronization overheads, and reducing data movement. The "Tweets" section shows a tweet from Torsten Hoefler (@thoefler) dated 3 Nov, expressing interest in modern HPC programming and mentioning the foMPI project. Another tweet from SPCL@ETH dated 27 Oct congratulates Bogdan for his work on pattern-specific routing on fat trees.



# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM, a portable Linux kernel module



**Scalable Parallel Computing Lab**

**foMPI: A Fast One-Sided MPI-3.0 Implementation**

**Motivation**

Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities at the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:

1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g., if it avoids additional copies of eager messages
3. space by removing the need for receiver buffering

The MPI Forum set out to define a portable library interface to RMA programming. This new interface in [MPI-3.0](#) extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.


**Implementation**

We introduce our implementation foMPI (fast one-sided MPI) as fully functional MPI-3.0 RMA

**Tweets**


Torsten Hoefler @thoefler 3 Nov  
Interested in modern HPC programming? Check out our Advanced MPI tutorial @Supercomputing1 http://inf.ethz.ch/blog/index.php/MPI-2.2, MPI-3 and more!  
Retweeted by SPCL@ETH Expand

SPCL@ETH @spcl\_eth 27 Oct  
Congratulations to Bogdan to his new work on pattern-specific routing on fat trees that will speed up MPI




# SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
  - Can be used on any RDMA network (e.g., OFED/IB)
  - Window creation, communication and synchronization
  
- foMPI, a fully functional MPI-3 RMA implementation
  - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
  - XPMEM: a portable Linux kernel module




The screenshot shows the website for the Scalable Parallel Computing Lab. The main heading is "foMPI: A Fast One-Sided MPI-3.0 Implementation". Below the heading, there is a "Motivation" section and a "Tweets" section. The "Motivation" section discusses the benefits of RDMA hardware, such as avoiding message matching and synchronization overheads, and reducing data movement. The "Tweets" section shows a tweet from Torsten Hoefler (@thoefler) dated 3 Nov, expressing interest in modern HPC programming and mentioning the foMPI project. Another tweet from SPCL@ETH dated 27 Oct congratulates Bogdan for his work on pattern-specific routing on fat trees.




# PERFORMANCE INTER-NODE: LATENCY



## Put Inter-Node



## Get Inter-Node






### Half ping-pong




# PERFORMANCE INTRA-NODE: LATENCY



## Put/Get Intra-Node





# PERFORMANCE: MESSAGE RATE



## Inter-Node




## Intra-Node




# PART 3: SYNCHRONIZATION

## Active Target Mode



Fence



Post/Start/  
Complete/Wait


● Active process

● Passive process


■ Synchroni-  
zation

← Communi-  
cation

## Passive Target Mode




Lock



Lock All

# SCALABLE FENCE PERFORMANCE



**90%  
faster**

Time bound

$\mathcal{O}(\log p)$


Memory bound

$\mathcal{O}(1)$

# FLUSH SYNCHRONIZATION

Time bound	$O(1)$
Memory bound	$O(1)$


- Guarantees remote completion
- Performs a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only **78 x86** CPU instructions to the critical path



# FLUSH SYNCHRONIZATION

Time bound	$O(1)$
Memory bound	$O(1)$

- Guarantees remote completion
- Performs a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path



# PERFORMANCE MODELING

Performance functions for synchronization protocols

Fence	$\mathcal{P}_{fence} = 2.9\mu s \cdot \log_2(p)$
PSCW	$\mathcal{P}_{start} = 0.7\mu s, \mathcal{P}_{wait} = 1.8\mu s$ $\mathcal{P}_{post} = \mathcal{P}_{complete} = 350ns \cdot k$
Locks	$\mathcal{P}_{lock,excl} = 5.4\mu s$ $\mathcal{P}_{lock,shrd} = \mathcal{P}_{lock\_all} = 2.7\mu s$ $\mathcal{P}_{unlock} = \mathcal{P}_{unlock\_all} = 0.4\mu s$ $\mathcal{P}_{flush} = 76ns$ $\mathcal{P}_{sync} = 17ns$

Performance functions for communication protocols

Put/get	$\mathcal{P}_{put} = 0.16ns \cdot s + 1\mu s$ $\mathcal{P}_{get} = 0.17ns \cdot s + 1.9\mu s$
Atomics	$\mathcal{P}_{acc,sum} = 28ns \cdot s + 2.4\mu s$ $\mathcal{P}_{acc,min} = 0.8ns \cdot s + 7.3\mu s$


# APPLICATION PERFORMANCE

- Evaluation on Blue Waters System
  - 22,640 computing Cray XE6 nodes
  - 724,480 schedulable cores
- All microbenchmarks
- 4 applications
- One nearly full-scale run 😊





# PERFORMANCE: MOTIF APPLICATIONS

## Key/Value Store: Random Inserts per Second




## Dynamic Sparse Data Exchange (DSDE) with 6 neighbors



# PERFORMANCE: APPLICATIONS


Annotations represent performance gain of foMPI [3] over Cray MPI-1.

## NAS 3D FFT [1] Performance



scale  
to 65k procs

## MILC [2] Application Execution Time



scale  
to 512k procs

[1] Nishtala et al.: Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09

[2] Shan et al.: Accelerating applications at scale using one-sided communication. PGAS'12


[3] Gerstenberger, Besta, Hoefler: Enabling Highly-Scalable Remote Memory Access Programming with MPI-3 One Sided, SC13

# IN CASE YOU WANT TO LEARN MORE

- Available
- Some ar

SCIENTIFIC  
AND  
ENGINEERING  
COMPUTATION  
SERIES

*Using Advanced MPI  
Modern Features of the  
Message-Passing Interface*



*William Gropp*

*Torsten Hoefler*

*Rajeev Thakur*





*Ewing Lusk*



# PRODUCER-CONSUMER RELATIONS

- Most important communication idiom

- Some examples:



- Perfectly supported by MPI-1 Message Passing

- But how does this actually work over RDMA?

# ONE SIDED – PUT + SYNCHRONIZATION


Producer




Consumer



# ONE SIDED – PUT + SYNCHRONIZATION




# ONE SIDED – PUT + SYNCHRONIZATION





# COMPARING APPROACHES




**Message Passing**  
 1 latency + copy /  
 3 latencies


**One Sided**  
 3 latencies

# IDEA: RMA NOTIFICATIONS

- First seen in Split-C (1992)
- Combine communication and synchronization using RDMA
- RDMA networks can provide various notifications
  - Flags
  - Counters
  - Event Queues



# COMPARING APPROACHES




**Message Passing**  
 1 latency + copy /  
 3 latencies

**One Sided**  
 3 latencies

**Notified Access**  
 1 latency

# COMPARING APPROACHES



**But how to notify?**


*Message Passing*  
1 latency + copy /  
3 latencies

*One Sided*  
3 latencies

*Notified Access*  
1 latency

# PREVIOUS WORK: OVERWRITING INTERFACE


- **Flags (polling at the remote side)**
  - Used in *GASPI*, *DMAPP*, *NEON*



- **Disadvantages**
  - Location of the flag chosen at the sender side
  - Consumer needs at least one flag for every process
  - Polling a high number of flags is inefficient

# PREVIOUS WORK: COUNTING INTERFACE


- **Atomic counters (accumulate notifications → scalable)**
  - Used in *Split-C*, *LAPI*, *SHMEM - Counting Puts*, ...



- **Disadvantages**
  - Dataflow applications may require many counters
  - High polling overhead to identify accesses
  - Does not preserve order (may not be linearizable)


# WHAT IS A GOOD NOTIFICATION INTERFACE?

- **Scalable to yotta-scale**
  - Does memory or polling overhead grow with # of processes?
- **Computation/communication overlap**
  - Do we support maximum asynchrony? (better than MPI-1)
- **Complex data flow graphs**
  - Can we distinguish between different accesses locally?
  - Can we avoid starvation?
  - What about load balancing?
- **Ease-of-use**
  - Does it use standard mechanisms?



# OUR APPROACH: NOTIFIED ACCESS

- **Notifications with MPI-1 (queue-based) matching**
  - Retains benefits of previous notification schemes
  - Poll only head of queue
  - Provides linearizable semantics



# NOTIFIED ACCESS – AN MPI INTERFACE

- **Minor interface evolution**
  - Leverages MPI two sided <source, tag> matching
  - Wildcards matching with FIFO semantics

## Example Communication Primitives

---

```
int MPI_Put      (void *origin_addr, int origin_count, MPI_Datatype origin_type, int target_rank,
                 MPI_Aint target_disp, int target_count, MPI_Datatype target_type, MPI_Win win);

int MPI_Get     (void *origin_addr, int origin_count, MPI_Datatype origin_type, int target_rank,
                 MPI_Aint target_disp, int target_count, MPI_Datatype target_type, MPI_Win win);
```

---

## Example Synchronization Primitives

---

```
/*Functions already available in MPI*/
int MPI_Start(MPI_Request *request);
int MPI_Test(MPI_Request *request, int *flag, MPI_Status *status);
int MPI_Wait(MPI_Request *request, MPI_Status *status);
```

---

# NOTIFIED ACCESS – AN MPI INTERFACE

- **Minor interface evolution**
  - Leverages MPI two sided <source, tag> matching
  - Wildcards matching with FIFO semantics

## Example Communication Primitives

```
int MPI_Put_notify(void *origin_addr, int origin_count, MPI_Datatype origin_type, int target_rank,
                  MPI_Aint target_disp, int target_count, MPI_Datatype target_type, MPI_Win win,
                  int tag);
int MPI_Get_notify(void *origin_addr, int origin_count, MPI_Datatype origin_type, int target_rank,
                  MPI_Aint target_disp, int target_count, MPI_Datatype target_type, MPI_Win win,
                  int tag);
```

## Example Synchronization Primitives

```
int MPI_Notify_init(MPI_Win win, int src_rank, int tag, int expected_count, MPI_Request *request);
/*Functions already available in MPI*/
int MPI_Start(MPI_Request *request);
int MPI_Test(MPI_Request *request, int *flag, MPI_Status *status);
int MPI_Wait(MPI_Request *request, MPI_Status *status);
```

# NOTIFIED ACCESS - IMPLEMENTATION

- **foMPI – a fully functional MPI-3 RMA implementation**
  - Runs on newer Cray machines (Aries, Gemini)
  - DMAPP: low-level networking API for Cray systems
  - XPMEM: a portable Linux kernel module
- **Implementation of Notified Access via uGNI [1]**
  - Leverages uGNI queue semantics
  - Adds unexpected queue
  - Uses 32-bit immediate value to encode source and tag

Scalable Parallel Computing Lab

Home  
People  
Jobs  
Thesis Topics  
Publications  
Research  
Parallel Programming  
foMPI-NA  
DAE  
Camille  
ML Collections  
MPI Datasites  
MPI Toolboxes  
foMPI  
iDAG  
Performance  
Scalable Networking  
Teaching  
Contact

foMPI-NA: enabling Notified Access semantics in MPI

**Motivation**  
Modern interconnects offer Remote Direct Memory Access (RDMA) features. These features reflect the characteristics of RMA programming models in which remote read/write operations and synchronization primitives are distinct. RDMA has also been used to implement fast message passing systems. However, both RMA and Message Passing require at least an additional round-trip message between two processes to synchronize. This additional synchronization overhead may drastically reduce the performance of applications where *synchronization is needed after the transmission of each message*. For instance, this per-message synchronization is used in the well-known producer-consumer class of problems.


**Communication Schemes**  
The Message Passing programming model mainly provides two calls for exchanging data between processes: the *send* and *recv*. These two calls ensure both data transfer and synchronization. In current RDMA-based implementations of Message Passing libraries two classes of protocols are mainly used: the *Eager* and the  *Rendezvous*. The first one is used to provide a very low latency on small transfers. In this case, as soon as the producer invokes the *send*, the message is directly transferred to a mailbox (a pre-allocated intermediate buffer) of the receiver side. This method can be used only if the message fits the mailbox, it provides low latencies but the use of these pre-allocated buffers is considered not scalable. The second protocol used in Message Passing libraries is the  *Rendezvous* protocol. In this case a longer synchronization phase is needed but the protocol enables zero-copy transfers. Alternatively, RMA does not provide data transfer and synchronization within the same primitive. These two process require the invocation of different primitives. The following figures depict the various interconnection schemes used in both communication schemes.

Tweets

SPCLBETH @spcl\_eth 3 May  
Integrating local and remote direct memory accesses into a single virtualized data-centric system at ICST'15 #ICST15 #ethzpublications/... Expand

SPCLBETH @spcl\_eth 3 May  
HPC unveils the potential of personalized medicine in treating Parkinson's disease via @Inria/HPC @Supercomputing @youtube.com/watch?v=4h4U... Show Media

SPCLBETH @spcl\_eth 18 Apr  
Should we have scalability unit tests in #HPC? Automatic performance modeling could



# EXPERIMENTAL SETTING

## ■ Piz Daint

- Cray XC30, Aries interconnect
- 5'272 computing nodes (Intel Xeon E5-2670 + NVIDIA Tesla K20X)
- Theoretical Peak Performance 7.787 Petaflops
- Peak Network Bisection Bandwidth 33 TB/s




## CSCS

Centro Svizzero di Calcolo Scientifico  
Swiss National Supercomputing Centre




# PING PONG PERFORMANCE (INTER-NODE)

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median




# PING PONG PERFORMANCE (INTRA-NODE)

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median






# COMPUTATION/COMMUNICATION OVERLAP

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median





# PIPELINE – ONE-TO-ONE SYNCHRONIZATION

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 1% of median



# REDUCE – ONE-TO-MANY SYNCHRONIZATION



- Reduce as an example (same for FMM, BH, etc.)
  - Small data (8 Bytes), 16-ary tree
  - 1000 repetitions, each timed separately with RDTSC



**CRAY**  
Supercomputer

# CHOLESKY – MANY-TO-MANY SYNCHRONIZATION

- 1000 repetitions, each timed separately, RDTSC timer
- 95% confidence interval always within 10% of median



# DISCUSSION AND CONCLUSIONS

- **We develop a close-to-optimal network topology**
  - Spawns new research on adaptive routing
- **RDMA+SHM are de-facto hardware mechanisms**
  - Gives rise to RMA programming
- **MPI-3 RMA standardizes clear semantics**
  - Builds on existing practice (UPC, CAF, ARMCI etc.)
  - Rich set of synchronization mechanisms
- **Notified Access can support producer/consumer**
  - Maintains benefits of RDMA
- **Fully parameterized LogGP-like performance model**
  - Aids algorithm development and reasoning



applicable at least to:



OPENFABRICS  
ALLIANCE




portals



	Shared Memory	uGNI FMA	uGNI BTE
L	$0.25\mu s$	$1.02\mu s$	$1.32\mu s$
G	$0.08ns$	$0.105ns$	$0.101ns$

Function	Time
MPI_Notify_init	$t_{init} = 0.07\mu s$
MPI_Request_free	$t_{free} = 0.04\mu s$
MPI_Start	$t_{start} = 0.008\mu s$
MPI_{Put Get}_notify	$t_{na} = 0.29\mu s$

# ACKNOWLEDGMENTS



### A BRIEF HISTORY OF NETWORK TOPOLOGIES

copper cables, small radix switches | fiber, high-radix switches

1980's: Mesh, Butterfly, Clos/Benes  
2000's: Kautz, Torus, Hypercube, Trees  
~2005: Fat Trees  
2007: Flat Fly  
2008: Dragonfly, Slim Fly, Random  
2014: Slim Fly


### COST & POWER COMPARISON

#### DETAILED CASE-STUDY: HIGH-RADIX TOPOLOGIES

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	19,876	40,200	20,736	58,806	10,830
Routers (N <sub>r</sub> )	2,311	4,020	1,728	5,346	722
Radix (k)	43	43	43	43	43
Electric cables	19,414	32,488	9,504	56,133	6,669
Fiber cables	40,215	33,842	20,736	29,524	6,869
Cost per node [\$]	2,346	1,743	1,570	1,438	1,033
Power per node [W]	14.0	11.2	10.8	10.9	8.02

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints (N)	10,718	9,702	10,000	9,702	10,830
Routers (N <sub>r</sub> )	1,531	1,386	1,000	1,386	722
Radix (k)	35	28	33	27	43
Electric cables	7,350	6,837	4,500	9,009	6,669
Fiber cables	24,806	7,716	10,000	4,900	6,869
Cost per node [\$]	2,315	1,566	1,535	1,342	1,033
Power per node [W]	14.0	11.2	10.8	10.8	8.02





### PERFORMANCE MODELING

Performance functions for synchronization protocols

Fence	$P_{fence} = 2.9\mu s \cdot \log_2(p)$
PSCW	$P_{start} = 0.7\mu s, P_{wait} = 1.8\mu s$ $P_{post} = P_{complete} = 350ns \cdot k$
Locks	$P_{lock,excl} = 5.4\mu s$ $P_{lock,shrd} = P_{lock,all} = 2.7\mu s$ $P_{unlock} = P_{unlock,all} = 0.4\mu s$ $P_{flush} = 76ns$ $P_{sync} = 17ns$


Performance functions for communication protocols

Put/get	$P_{put} = 0.16ns \cdot s + 1\mu s$ $P_{get} = 0.17ns \cdot s + 1.9\mu s$
Atomics	$P_{acc,sum} = 28ns \cdot s + 2.4\mu s$ $P_{acc,min} = 0.8ns \cdot s + 7.3\mu s$



### IDEA: RMA NOTIFICATIONS

- First seen in Split-C (1992)
- Combine communication and synchronization using RDMA
- RDMA networks can provide various notifications
  - Flags
  - Counters
  - Event Queues



SCIENTIFIC AND ENGINEERING COMPUTATION SERIES

### Using Advanced MPI

Modern Features of the Message-Passing Interface

William Gropp  
Torsten Hoefler  
Rajeev Thakur  
Ewing Lusk






# COST COMPARISON

\*Most cables skipped for clarity

## COST MODEL



# COST COMPARISON

## CABLE COST MODEL

\*Prices based on:  COLFAX DIRECT  
HPC and Data Center Gear

- Cable cost as a function of distance
  - The functions obtained using linear regression\*
  - Cables used:  
Mellanox IB FDR10 40Gb/s QSFP



- Other used cables:

Mellanox IB QDR  
56Gb/s QSFP




Mellanox Ethernet  
40Gb/s QSFP



Mellanox Ethernet  
10Gb/s SFP+



Elpeus Ethernet  
10Gb/s SFP+



# COST COMPARISON

## ROUTER COST MODEL

- Router cost as a function of radix
  - The function obtained using linear regression\*
  - Routers used:


### Mellanox IB FDR10



### Mellanox Ethernet 10/40 Gb




\*Prices based on:  COLFAX DIRECT  
HPC and Data Center Gear



# STRUCTURE ANALYSIS

## RESILIENCY

- Disconnection metrics\*
- Other studied metrics:
  - Average path length (increase by 2);  
SF is 10% more resilient than DF




$\approx N$	Torus3D	Torus5D	Hypercube	Long Hop	Fat tree	Dragonfly	Flat. Butterfly	Random	Slim Fly
512	30%	-	40%	55%	35%	-	55%	60%	<b>60%</b>
1024	25%	40%	40%	55%	40%	50%	60%	-	-
2048	20%	-	40%	55%	40%	55%	65%	65%	<b>65%</b>
4096	15%	-	45%	55%	55%	60%	70%	70%	<b>70%</b>
8192	10%	35%	45%	55%	60%	65%	-	75%	<b>75%</b>


\*Missing values indicate the inadequacy of a balanced topology variant for a given N

# OTHER RESULTS


Bisection b.




Avg. distance




Oversubscription analysis




Bit reverse




Bit complement




Shuffle





Shift











Adversarial



Buffer size analysis



Other cost & power results




Topology	Dragonfly	Slim Fly
Endpoints ( $N$ )	<b>10,890</b>	<b>10,830</b>
Routers ( $N_r$ )	990	722
Radix ( $k$ )	<b>43</b>	<b>43</b>
Electric cables	6,885	<b>6,669</b>
Fiber cables	1,012	<b>6,869</b>
Cost per node [\$]	1,365	<b>1,033</b>
Power per node [W]	10.9	<b>8.02</b>



# SUMMARY

## Topology design

Optimizing towards the Moore Bound reduces expensive network resources




## Credits

Maciej Besta  
(PhD Student @SPCL)




## Advantages of SlimFly


### Cost & power




### Resilience




### Performance




### Diameter



### Avg. distance



### Bandwidth



## Optimization approach

Combining mathematical optimization and current technology trends effectively tackles challenges in networking

**DESIGNING AN EFFICIENT NETWORK TOPOLOGY**  
CONNECTING ROUTERS

- Idea: let's optimize towards the Moore Bound (MB)
- Moore Bound: upper bound on the number of routers ( $N_r$ ) in a graph with given  $D$  and  $k$ .

$$N_r = 1 + k^1 + k^2 + \dots + k^{D-1}$$

$$N_r = 1 + k \sum_{i=0}^{D-1} (k^i - 1)^2 + \dots$$

$D = 2, N_r = k^2$   
(~200,000 endpoints with 100-port Mellanox Director [1] switches)

$D = 3, N_r = k^3$   
(~10,000,000 endpoints with 100-port Mellanox Director [1] switches)

[1] R. Barakat and A. Kriks, 100-Port InfiniBand FDR Switch, Switch Platform Hardware User Manual, 2014.

**DESIGNING AN EFFICIENT NETWORK TOPOLOGY**  
ATTACHING ENDPOINTS

- How many endpoints do we attach to each router?
- Formula for  $p$  that ensures full global bandwidth
- Global bandwidth: the theoretical cumulative throughput if all endpoints simultaneously communicate with all other endpoints in a steady state

Get load / per router-router channel (average nr of routes per channel)

$$l = \frac{(2N_r - k^2 - 2)p^2}{k^2}$$

Make the network balanced, i.e., each endpoint can inject at full capacity

$$pN_r = \frac{(2N_r - k^2 - 2)p^2}{k}$$

$k^2 = 67\% k$

$p = \frac{k^2}{2} = 33\% k$






# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## CONNECTING ROUTERS: DIAMETER 2

- Viable set of configurations
  - 10 SF networks with *the number of endpoints*  $< 11,000$  (compared to 6 balanced Dragonflies [1])
- Let's pick *network radix* = 7...
  - ... We get the Hoffman-Singleton graph (attains the Moore Bound)




# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## ATTACHING ENDPOINTS: DIAMETER 2

- 1 Get load  $l$  per router-router channel (average number of routes per channel)

$$l = \frac{\text{total number of routes}}{\text{total number of channels}}$$


- 2 Make the network balanced, i.e.,:  
*each endpoint can inject at full capacity*  
*local uplink load = number of endpoints =  $l$*



# COMPARISON TARGETS

## LOW-RADIX TOPOLOGIES

Torus 3D




Cray XE6




IBM BG/Q

Torus 5D



Hypercube




NASA  
Pleiades



Infinetics


Long Hop [1]



# COMPARISON TARGETS


## HIGH-RADIX TOPOLOGIES

Fat tree [1]




TSUBAME2.0

Flattened Butterfly [2]




Dragonfly [3]



Cray Cascade

Random  
Topologies [4,5]



- [1] C. E. Leiserson. Fat-trees: universal networks for hardware-efficient supercomputing. IEEE Transactions on Computers. 1985
- [2] J. Kim, W. J. Dally, D. Abts. Flattened butterfly: a cost-efficient topology for high-radix networks. ISCA'07
- [3] J. Kim, W. J. Dally, S. Scott, D. Abts. Technology-Driven, Highly-Scalable Dragonfly Topology. ISCA'08
- [4] A. Singla, C. Hong, L. Popa, P. B. Godfrey. Jellyfish: Networking Data Centers Randomly. NSDI'12
- [5] M. Koibuchi, H. Matsutani, H. Amano, D. F. Hsu, H. Casanova. A case for random shortcut topologies for HPC interconnects. ISCA'12

# PERFORMANCE & ROUTING

## MINIMUM ROUTING

### 1 Intra-group connections


- ⊃ Path of length 1 or 2 between two routers

### 2 Inter-group connections (different types of groups)

- ⊃ Path of length 1 or 2 between two routers

### 3 Inter-group connections (identical types of groups)

- ⊃ Path of length 2 between two routers



# DESIGNING AN EFFICIENT NETWORK TOPOLOGY

## GENERAL CONSTRUCTION SCHEME


- We split the problem into two pieces

### Connect routers:

select *diameter*  
select *network radix*  
maximize *number of routers*

### Attach endpoints


Derive *concentration*  
that provides full  
global bandwidth



# OPTIMIZING NETWORK TOPOLOGIES



- **Optimize for (bad-case) random uniform traffic**
  - Can often be generated by randomization of allocations
  - Important for permutations, transpose, graph computations ...
- **Discrete optimization problem**
  - min(# of routers)
  - constraints:
    - Router radix k*
    - Full “global” bandwidth (“guarantee cable capacity”)*
  - Implemented as SAT problem:  $\binom{N-1}{k}$  options for neighbors alone!  
*Maximum size solved was N=8 ☹*
- **Intuition: lower average distance → lower resource needs**
  - A new view as primary optimization target!



# COST & POWER COMPARISON

## DETAILED CASE-STUDY: HIGH-RADIX TOPOLOGIES

Topology	Fat tree	Random	Flat. Butterfly	Dragonfly	Slim Fly
Endpoints ( $N$ )	<b>10,718</b>	<b>9,702</b>	<b>10,000</b>	<b>9,702</b>	<b>10,830</b>
Routers ( $N_r$ )	1,531	1,386	1,000	1,386	<b>722</b>
Radix ( $k$ )	35	28	33	27	<b>43</b>
Electric cables	7,350	6,837	4,500	9,009	<b>6,669</b>
Fiber cables	24,806	7,716	10,000	4,900	<b>6,869</b>
Cost per node [\$]	2,315	1,566	1,535	1,342	<b>1,033</b>
Power per node [W]	14.0	11.2	10.8	10.8	<b>8.02</b>