



T. HOEFLER, S. DI GIROLAMO, K. TARANOV, R. E. GRANT, R. BRIGHTWELL

sPIN: High-performance streaming Processing in the Network



The Development of High-Performance Networking Interfaces

Scalable Coherent Interface

Myrinet GM+MX

Virtual Interface Architecture

OFED

libfabric

Ethernet+TCP/IP


Fast Messages

Quadrics QsNet

Cray Gemini

IB Verbs

Portals 4



1980

1990

2000

2010

2020

sockets

(active) message based

protocol offload

remote direct memory access (RDMA)

coherent memory access

OS bypass

zero copy

triggered operations

InfiniBand Trade Association Launches the RoCE Initiative to Advance RDMA over Converged Ethernet Solutions

RoCE delivers significant performance and efficiency gains to cloud, storage, virtualization and hyper-converged infrastructures
businessinsider.com

Microsoft to Drive RDMA Into Datacenters and Clouds

November 18, 2013 by Timothy Prickett Morgan

RDMA over Ethernet - the Rocky road to convergence

17 November 2015 | By Brandon Hoff

TOP 500®
SUPERCOMPUTER SITES

June 2017

95 / top-100 systems use RDMA
>285 / top-500 systems use RDMA



Data Processing in modern RDMA networks

Remote Nodes (via network)




Local Node


Core i7 Haswell




Data Processing in modern RDMA networks





Mellanox Connect-X5: 1 msg/5ns
Tomorrow (400G): 1 msg/1.2ns




Data Processing in modern RDMA networks





Mellanox Connect-X5: **1 msg/5ns**
Tomorrow (400G): **1 msg/1.2ns**




Data Processing in modern RDMA networks



Mellanox Connect-X5: **1 msg/5ns**
Tomorrow (400G): **1 msg/1.2ns**




The future of High-Performance Networking Interfaces



The future of High-Performance Networking Interfaces

sPIN
Streaming Processing
In the Network



Scalable Coherent Interface

Ethernet+TCP/IP



1980

Myrinet GM+MX

Fast Messages



1990



Virtual Interface Architecture

Quadrics QsNet



2000

OFED

IB Verbs



2010

libfabric

Portals 4



2020

sockets

(active) message based

protocol offload

remote direct memory access

(RDMA)

coherent memory access

OS bypass

zero copy

triggered operations

fully
programmable
NIC acceleration

Established Principles for Compute Acceleration

Specialization

Programmability

Libraries

Ease-of-use

Portability

Efficiency




June 2017




95 / top-100 systems use RDMA

>285 / top-500 systems use RDMA


sPIN NIC - Abstract Machine Model




RDMA vs. sPIN in action: Simple Ping Pong




RDMA vs. sPIN in action: Simple Ping Pong




RDMA vs. sPIN in action: Streaming Ping Pong



RDMA vs. sPIN in action: Streaming Ping Pong



sPIN – Programming Interface



Header handler

```
__handler int pp_header_handler(const ptl_header_t h, void *state) {  
    pingpong_info_t *i = state;  
    i->source = h.source_id;  
    return PROCESS_DATA; // execute payload handler to put from device  
}
```

Payload handler


```
__handler int pp_payload_handler(const ptl_payload_t p, void * state) {  
    pingpong_info_t *i = state;  
    PtlHandlerPutFromDevice(p.base, p.length, 1, 0, i->source, 10, 0, NULL, 0);  
    return SUCCESS;  
}
```

Completion handler

```
__handler int pp_completion_handler(int dropped_bytes,  
                                    bool flow_control_triggered, void *state) {  
    return SUCCESS;  
}
```

```
connect(peer, /* ... */, &pp_header_handler, &pp_payload_handler, &pp_completion_handler);
```


sPIN – Programming Interface



```
connect(peer, /* ... */, &pp_header_handler, &pp_payload_handler, &pp_completion_handler);
```


Possible sPIN implementations

- **sPIN is a programming abstraction, similar to CUDA or OpenCL combined with OFED or Portals 4**
 - It enables a large variety of NIC implementations!
 - For example, massively multithreaded HPUs
 - Including warp-like scheduling strategies*
- **Main goal: sPIN must not obstruct line-rate**
 - Programmer must limit processing time per packet
 - Little's Law: 500 instructions per handler, 2.5 GHz, IPC=1, 1 Tb/s → 25 kB memory*
 - Relies on fast shared memory (processing in packet buffers)
 - Scratchpad or registers*
 - Quick (single-cycle) handler invocation on packet arrival
 - Pre-initialized memory & context*
- **Can be implemented in most RDMA NICs with a firmware update**
 - Or in software in programmable (Smart) NICs



Simulating a sPIN NIC – Ping Pong

- LogGOPSim v2 [1]: combine LogGOPSim (packet-level network) with gem5 (cycle accurate CPU simulation)
- Network (LogGOPSim):
 - Supports Portals 4 and MPI
 - Parametrized for future InfiniBand
 - $\sigma=65\text{ns}$ (*measured*)
 - $g=6.7\text{ns}$ (150 MM/s)
 - $G=2.5\text{ps}$ (400 Gib/s)
 - Switch $L=50\text{ns}$ (*measured*)
 - Wire $L=33.4\text{ns}$ (10m cable)
- NIC HPU
 - 2.5 GHz ARM Cortex A15 OOO
 - ARMv8-A 32 bit ISA
 - Single-cycle access SRAM (no DRAM)
 - Header matching $m=30\text{ns}$, per packet 2ns
 - In parallel with g!*



Simulating a sPIN NIC – Ping Pong

- LogGOPSim v2 [1]: combine LogGOPSim (packet-level network) with gem5 (cycle accurate CPU simulation)

- Network (LogGOPSim):


- Supports Portals 4 and MPI
- Parametrized for future InfiniBand
 - $o=65\text{ns}$ (*measured*)
 - $g=6.7\text{ns}$ (150 MM/s)
 - $G=2.5\text{ps}$ (400 Gib/s)
 - Switch $L=50\text{ns}$ (*measured*)
 - Wire $L=33.4\text{ns}$ (10m)

Network Group Communication


- NIC HPU

- 2.5 GHz ARM Cortex A15 OOO
- ARMv8-A 32 bit ISA
- Single-cycle access SRAM (no DRAM)
- Header matching $m=30\text{ns}$, per packet 2ns



In parallel with g!




Distributed Data Management





Use Case 1: Broadcast acceleration





Use Case 1: Broadcast acceleration





Use Case 1: Broadcast acceleration





Use Case 2: RAID acceleration





Use Case 2: RAID acceleration



Use Case 3: MPI Datatypes acceleration



Use Case 3: MPI Datatypes acceleration








Further results and use-cases



Use Case 4: MPI Rendezvous Protocol




program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%



Further results and use-cases



sPIN Streaming Processing in the Network for Network Acceleration



sPIN – Programming Interface

```


Header handler
Header handler int sp_header_handler(const ptl_header_t h, void *state) {
    pingpong_info_t *i = state;
    i->source = h.source_id;
    return PROCESS DATA; // execute payload handler to put from device
}

Payload handler
Payload handler Handler int sp_payload_handler(const ptl_payload_t p, void *state) {
    pingpong_info_t *i = state;
    spHandlerFromDevice(p.base, p.length, i, 0, i->source, 10, 0, NULL, 0);
    return SUCCESS;
}


Completion handler
Completion handler Handler int sp_completion_handler(int wrapped_hndl,
    bool fine_grained_triggered, void *state) {
    return SUCCESS;
}

connect(peer, /* ... */, &pp_header_handler, &pp_payload_handler, &pp_completion_handler);

```



sPIN



beyond RDMA

